The effect of size reduction on switching characteristics is investigated experimentally for the low-switching-power operation of GaAs-based quantum wire transistors (QWRTr's) utilizing etched AlGaAs/GaAs nanowires controlled by Schottky wrap gates (WPGs). WPG QWRTr's in which the wire width, W, and gate length, L G , were systematically changed are fabricated and characterized with respect to operation temperature, switching voltage, ΔV G , gate voltage to Fermi energy scaling factor, α, and power-delay product, PDP. When W is less than 200 nm, more than 80% of the fabricated devices exhibit quantized conductance at 30 K. The device with W=40 nm shows a large α of 0.7. Decreasing L G into the sub-100-nm range was found to be effective for improving power consumption, since the short channel effect was suppressed by tight potential control in the WPG structure.
Introduction
The reduction of power consumption has been an inevitable issue for logic LSIs in which device size is decreased into the sub-100-nm range. A fundamental method of reducing active power consumption is to decrease the number of electrons for each bit manipulation.
1) The quantum wire transistor (QWRTr's) is one of the devices that can be used for this purpose. Our research group has proposed and fabricated a novel ultra lowpower logic circuit integrating QWRTr's or single-electron transistors (SETs) , that is the hexagonal binary decision diagram (BDD) quantum circuit. 2, 3) Passive circuit operation without gain provides the opportunity to use quantum devices, resulting in ultra lowpower consumption. Increasing the temperature at which quantum transport occurs still remains an unresolved issue. Commonly, it is understood that both a reduction in power consumption and an increase in operation temperature can be achieved by size reduction.
However, no systematic research has been carried out on this subject yet. This is mostly because of the immature fabrication technology of quantum devices, which does not allow systematic position and size control in a reproducible way. Therefore, the performance of QWRTr's has not been clarified experimentally yet.
The purpose of this study is to investigate the effects of a size reduction on the power consumption and operation temperature in GaAs-based QWRTr's utilizing etched AlGaAs/GaAs nanowires controlled by nanometer-scale Schottky wrap gates (WPGs).
These devices are fabricated by mature top-down process techniques, and well-defined fine structures can be realized.
Device Structure and Fabrication
The device structure used in this study is schematically shown in Fig. 1 
(a). It has a
GaAs-based nanowire with a conventional AlGaAs/GaAs HEMT structure wrapped by a nanometer-scale Schottky WPG. 4) By applying a suitable gate voltage, V G , to the WPG, the channel is squeezed electrostatically and a quantum wire is formed. In a quantum transport regime, a few-electron switching can be performed using the 1st step of quantized conductance, as shown in Fig. 1(b) . The WPG structure is suitable for planar integration because of its simple lateral structure and precise size and position control utilizing the topdown fabrication process. In addition, this structure can realize stronger quantum confinement than a conventional quantum point contact (QPC) structure. In addition to the high gate controllability resulting from the three-dimensional (3D) gate configuration, excellent electron transport in the AlGaAs/GaAs heterointerface is important for low-power consumption.
GaAs-based nanowires were formed by the electron beam (EB) lithography and wet chemical etching of an AlGaAs/GaAs heterostructure wafer using a sulfuric acid-based etchant. Then, Ni/Ge/Au/Ni/Au Ohmic contacts for source and drain electrodes were formed.
Then, Cr/Au Schottky WPGs were formed using EB lithography, vacuum deposition and the lift-off process. The mobility and carrier density of the two-dimensional electron gas (2DEG) changed from 40 to 600 nm at 50 nm intervals and 100 to 800 nm at 100 nm intervals, respectively. Fabricated devices were characterized by current-voltage (I-V) measurement using an Agilent 4156C semiconductor parameter analyzer in a low-temperature probe station.
In this study, we focused on four major parameters, operation temperature, switching voltage, ΔV G , gate voltage to energy scaling factor, α, and power-delay product, PDP. Here, ΔV G is defined as shown in Fig. 1(b) . In QWRTr's, the scaling factor directly relates to the switching voltage according to the following formula:
where k is the Boltzmann constant, T is the temperature, and e is the elementary charge. α is defined as follows:
α has a value less than unity. A small ΔV G and a large α are necessary for low-power switching.
Experimental Results

Basic characteristics and operation temperature
A scanning electron microscopy (SEM) image of one of the fabricated devices is shown in Fig. 2 . Nanowires were fabricated along the < _ 110> direction and trapezoidal cross sections with smooth (111)B side facets were formed. Via the device fabrication process used in this study, nanowires with a W less than 100 nm can be fabricated reproducibly. In order to investigate the structure size dependence of the switching characteristics, we fabricated and measured more than 330 devices, in which W and L G were systematically changed. The measured L G dependence of the threshold voltage, V th , at 30 K is shown in Fig. 3 . V th systematically changed depending on L G and W. This result confirmed that our fabrication process was highly reproducible even for structure-sensitive quantum nanodevices. A short channel effect in which V th shifted with a decrease in L G was observed. However, the effect was suppressed by reducing wire width owing to tight potential control in the 3D gate configuration of the WPG.
Examples of the conductance characteristics of different structure size devices are shown in Fig. 4 . In the device with W=610 nm and L G =300 nm, conductance quantization was observed at 30 K, as shown in Fig. 4 (a). In a narrower wire device with W=200 nm and L G =500 nm, clear conductance steps were observed even at 100 K as shown in Fig. 4 (b). To our knowledge, this is the highest temperature ever reported for gate-control-type QWRTr's and QPCs. [6] [7] [8] Assuming ΔE = 3kT, the sub-band spacing, ΔE, induced by lateral confinement was estimated to be 30 meV. The obtained result clearly indicated that a reduction in geometrical wire width was effective for increasing the operation temperature.
From an engineering viewpoint, it is necessary to obtain conductance quantization reproducibly. The W and L G dependences of the appearance rate of conductance quantization at 30 K was evaluated. The result is summarized in Fig. 5 . The total number of measured samples was 336. In the case of W<200 nm, 18 devices were characterized for each element of the matrix. The appearance of the conductance quantization was judged from the oscillation in the derivative of the conductance. It was clearly seen that the appearance rate strongly depended on the wire width. A high appearance rate of more than 80% was obtained when W<200 nm. This result shows that reducing geometrical wire width is necessary to increase operation temperature, even though the effective wire width can be reduced electrostatically by gate voltage. On the other hand, the rate did not depend on the gate length.
This was because the gate length of the fabricated devices was shorter than the mean free path of 1.8 µm at 30 K.
To confirm the cause of abrupt the rate increase when W<200 nm, 3D potential simulation solving Poisson's equation numerically was carried out and sub-band spacing, ΔE, was evaluated. The simulation showed that the confinement potential had a parabolic shape and that the effective wire width was smaller than the geometrical one by side depletion, as shown in the inset of Fig. 6 . Then sub-band spacing was evaluated using a parabolic potential approximation. The calculated sub-band spacing in the 1st conductance step as a function of geometrical wire width is plotted in Fig. 6 . The obtained value was larger than that from a rectangular well with a geometrical wire width and exceeded the thermal energy at 30 K when W≤200 nm. This value could explain the critical size for the high appearance rate of conductance quantization in Fig. 5 . Figure 7 shows the temperature dependence of switching voltage in the quantum transport regime for the devices with various wire widths. A theoretical curve for the ideal case is also plotted with a broken line. Experimental data showed a linear dependence on temperature, which corresponds to the theory. It was clearly seen that switching voltage decreased with a decrease in the wire width and came close to the ideal curve. On the other hand, when W ≥ 540 nm, the experimental curve was offset at 0 K. The offset energy was estimated to be 5 meV from αΔV G . One of the possible reasons is the smoothing of the onedimensional (1D) density of state (DOS) in the wires caused by fluctuations in structure and impurities. 9) When the widening of the 1D DOS becomes larger than kT, the shape of the conductance step edge is defined by the DOS and ΔV G has a finite value even at 0 K. The scaling factor was also evaluated from the slopes and obtained values are indicated in Fig. 7 .
Switching voltage and scaling factor
By decreasing W, α was found to clearly increase, corresponding to a decrease in ΔV G , as explained by eq. (1).
The wire width dependence of α was evaluated for 400-nm-gate devices and the result is shown in Fig. 8 . α was calculated using eq. (1) and the measured switching voltage.
Experimental data showed that α increased with a decrease in wire width. This is simply because the field effect becomes strong when the distance between carriers and the gate becomes small. An α of 0.5 was experimentally obtained when W=40 nm. This value agreed reasonably well with the theory from the 3D potential simulation with eq. (2). The theory also indicated that α reaches unity when W is 20 nm. The obtained results confirm that a decrease in the wire width results in a decrease in switching power consumption. Figure 9 shows the gate length dependence of α for devices with various wire widths.
Theoretical curves from the 3D potential simulation are also plotted. When W>80 nm, the experimentally obtained α remained at approximately 0.3 even for varying gate lengths. This result was reproduced by the theory using the 3D potential simulation. On the other hand, when W=40 nm, experimental α increased rapidly and an α of 0.7 was obtained when L G =300
nm. The theory also indicated a similarly large α. However, the experimental data in several devices with W=40 nm were unexpectedly smaller than the theoretical values. The discrepancy between the experimental and theoretical results is partly because of the wire width fluctuation, ΔW. The estimated ΔW determined from the difference between the theoretical and experimental values at W=40 nm was roughly 10 nm, which agreed reasonably well with the ΔW of 10 nm determined from SEM images of fabricated devices. In addition, the small α in the short gate devices was likely also caused by the short channel effect. Further study is necessary for more precise control and the optimization of the gate length in WPG QWRTr's.
Power-delay product
As a standard figure of merit for switching devices, power-delay product, PDP, was evaluated. In this study, PDP was calculated using the following formulas and device parameters from DC measurement at 30 K and device dimensions:
where C G is the gate capacitance, n 1D is the 1D electron density in the nanowire. Δn 1D was obtained by integrating 1D DOS in the 1st conductance step edge. The obtained result is shown in Fig. 10 . It was found that PDP decreased as W and L G decreased. We also estimated PDP theoretically using the following formula:
where m e is the effective mass of electrons and h is Plank's constant. 10) The minimum PDP in the fabricated devices was still 10 times larger than the thermal limit. The theory indicated that PDP decreased with a decrease in L G , since the gate capacitance decreases linearly depending on L G and the increase in ΔV G induced by the short channel effect was weak in the present devices. In addition, α increased with a decrease in W, as discussed in the previous subsection.
Therefore the size reduction in both L G and W results in a decrease in PDP. It is expected that QWRTr's with W=20 nm and L G =50 nm can reach the thermal limit at 30 K, which is higher than the quantum limit with a delay time of 1 ps.
Conclusions
The effect of size reduction on switching characteristics was investigated experimentally The obtained results can reasonably be explained by the theory based on three-dimensional potential simulation. Decreasing L G into the sub-100-nm range was found to be effective for improving power consumption, since the short channel effect was suppressed by tight potential control in the WPG structure. The possibility that WPG QWRTr's with W=20 nm and L G =50 nm could achieve a small PDP close to the thermal limit at 30 K was pointed out. 
